A Fully-Integrated Ka-Band CMOS Rectifier Using Large Signal Analysis for Wireless Power Transfer

Citations

WEB OF SCIENCE

6
Citations

SCOPUS

6

초록

In this study, we propose a design methodology for a complementary metal-oxide semiconductor (CMOS) Ka-band three-stage rectifier. To maximize the rectification efficiency of the rectifier under high input power, we conduct a large-signal analysis to determine the S-parameters, equivalent capacitance, and equivalent resistance of each stage. To verify the feasibility of the proposed design methodology, we designed a Ka-band three-stage rectifier using a 65-nm radio frequency CMOS (RF-CMOS) process (one poly and nine metal layers). Within an input power range of 0-12 dBm, the measured maximum efficiency is 15.3%, while the measured output dc voltage is 4.63 V.

키워드

Wireless communication; Semiconductor device modeling; Impedance matching; Voltage measurement; Semiconductor device measurement; Impedance; Capacitors; Complementary metal-oxide semiconductor (CMOS); Ka-band; large signal analysis; matching network; rectifier; WAVE; TAG
제목
A Fully-Integrated Ka-Band CMOS Rectifier Using Large Signal Analysis for Wireless Power Transfer
저자
Yang, Junhyuk; Jang, Seonhye; Park, Hong Soo; Lee, Kanghyeok; Hong, Ha Young; Lee, Wonwoo; Jo, Semin; Hong, Sun K.; Lee, Hojin; Park, Changkun
DOI
10.1109/LMWC.2022.3152811
발행일
2022-07
유형
Article
저널명
IEEE Microwave and Wireless Components Letters
권
32
호
7
페이지
911 ~ 914