상세 보기
EEPROM-SRAM hybrid non-volatile counter architecture and lifetime maximization considering limited energy and write cycles
- Nguyen, T.-N.;
- Nguyen, N.-D.;
- Shin, D.
SCOPUS
0초록
A non-volatile counter is a device designed to count and record the number of specific events without an external power supply. The conventional non-volatile counter has been implemented with volatile memory using a battery backup, or with non-volatile memory, such as embedded flash or electrically erasable programmable read-only memory. Both have drawbacks related to the lifespan of the product owing to the limited lifetime of the battery or to the limited endurance of non-volatile memory cells. In this paper, we propose a hybrid non-volatile architecture combining the advantages of battery-assisted volatile memory and non-volatile memory to extend the lifetime of a non-volatile counter with lower costs in design and higher reliability in usage. To verify the effectiveness of the proposed method, we analyze its performance with various parameters of non-volatile memory. The experimental results show that the proposed hybrid-architecture nonvolatile counter can extend the counter’s lifetime by between 1.7% and 24.0%, in comparison with a battery-assisted volatile memory-based implementation. © 2017 by International Journal of Tomography and Simulation.
키워드
- 제목
- EEPROM-SRAM hybrid non-volatile counter architecture and lifetime maximization considering limited energy and write cycles
- 저자
- Nguyen, T.-N.; Nguyen, N.-D.; Shin, D.
- 발행일
- 2017-01
- 유형
- Article
- 권
- 30
- 호
- 3
- 페이지
- 77 ~ 85
- 언어
- ENG
- 출판사
- CESER Publications
- 발행국가
- 인도
- 분량
- 9 페이지
- ISSN
- E 2319-3336
P 2319-3336